ロ P.O. BOX 265 OGDENSBURG, NY U.S.A. 13669-0265 TEL: (315) 472-5270 FAX: (613) 226-2802

局 BOX 5120 STN. F OTTAWA, ONTARIO CANADA K2C $3 \mathrm{H}_{4}$ TEL: (613) 226-5772 FAX: (613) 226-2802

## INSTRUCTIONS

WARRANTY

Avtech Electrosystems Ltd. warrants products of its manufacture to be free from defects in material and workmanship under conditions of normal use. If, within one year after delivery to the original owner, and after prepaid return by the original owner, this Avtech product is found to be defective, Avtech shall at its option repair or replace said defective item. This warranty does not apply to units which have been dissembled, modified or subjected to conditions exceeding the applicable specifications or ratings. This warranty is the extent of the obligation or liability assumed by Avtech with respect to this product and no other warranty or guarantee is either expressed or implied.

Fig. 1
PULSE GENERATOR TEST ARRANGEMENT


## Notes:

1) The bandwidth capability of components and instruments used to display the pulse generator output signal (attenuators, cables, connectors, etc.) should exceed 1000 MHz .
2) The use of 50 db attenuator (for channel A but 20 db for channel B) at the scope vertical input channel will insure a peak input signal to the scope of less than one volt (necessary only if sampling scope used). If a high impedance real time scope is used, the pulse generator should be terminated using a shunt 50 ohm resistor. Nate that channel $A$ and $B$ both require 50 ohm termination when operating.
3) The sync output channel provides TTL level signals. To avoid overdriving the TRIG input channel of some scopes; a 30 db attenuator should be placed at the input to the scope trigger channel. The SYNC output precedes the main output when the front panel LEAD-LAG switch is in the LEAD position. The SYNC output lags the main output when the switch is in the LAG position.
4) The desired output polarity is selected by means of the front panel FOLAFITY switch.
5) To obtain a stable output display the FW and FRF controls on the front panel should be set mid range. The front panel TRIG toggle switch should be in the INT position. The DELAY controls and the scope triggering controls are then adjusted to obtain a stable output. The scope may then be used to set the desired FRF by rotating the PRF controls.
6) CAUTIDN: The output duty cycle for the A output must not exceed $10 \%$ (or the output stage may be damaged). For example, at the maximum pulse width of 20 us, the PRF must not exceed 5 kHz . For pulse width of 2 us or less the PRF may be as high as 50 kHz .

AVR units with a serial number higher than 5600 are protected by an automatic overload protective circuit which controls the front panel averlaad light. If the unit is overlaaded sby operating at an exceedingly high duty cycle or by operating into a short circuit), the protective circuit will turn the output of the instrument $\quad$ FFF and turn the indicator light $O N$. The light will stay ON (i.e. output OFF) for about 5 seconds after which the instrument will attempt to turn ON 《i.e. light GFF) for about 1 second. If the overload condition persists, the instrument will turn OFF again (i-e. light ON) for another 5 seconds. If the overload
condition has been removed, the instrument will turn on and resume normal operation. Overload conditions may be removed by:

1) Fieducing FRF (i.e. Switch to a lower range)
2) Reducing pulse width (i.e. Switch ta a lower range)
3) Removing output load short circuit (if any)
4) The output pulse width for output $A$ is controlled by means of the front panel ten turn PW A contral. The pulse width for the $B$ output is fixed at 15 nsec.
5) The output pulse amplitude for autput $A$ is contralled by means of the front panel ten turn AMP A control. The amplitude for the $B$ output is fixed at 2 volts.
6) The DC offset to outputs $A$ and $B$ is controlled by the 10 turn front panel offset control and the two position offset ON-DFF switch. Note that the DC offset is zero for the pot contral set near mid range while the offset magnitude is maximum for the pot fully CW or fully CCW.
7) An external clock may be used to control the output FRF of the AVR unit by setting the front panel TRIG toggle switch in the EXT position and applying a 0.2 usec (approk.) TTL level pulse to the TFIG BNC conmector input. For operation in this mode, the scope time base must also be triggered by the external clock rather than from the SYNC output.
8) CAUTION:
a) Both outputs $A$ and $B$ are designed to operate into 50 ohms so the switching time test circuit should present an input resistance of this magnitude.
b) At maximum duty cycle, output A will provide nearly 2 watts average power so the test circuit must be capable of dissipating this power.
c) The DC offset on output $A$ will provide up to 4.5 watts to a DC load of 50 ohms. It may be necessary to place DC blocking capacitors in the test circuit to 1 imit the DC power dissipation.
d) An audible hum may be evident when the DC offset is set near maximum for output $A$ and the output pulse width is near maximum. This hum is normal.
9) EA Dption. To voltage control the output amplitude of channel $A$, set the rear panel AMF switch in the EXT position and apply 0 to +10 valts between terminal $A$ and ground (Rim > 10K).
10) EW Option. To voltage control the output pulse width of channel $A$, set the rear panel $P W$ switch in the EXT position and apply 0 to +10 volts between terminal $A$ and ground ( $\mathrm{RIN}_{\text {IN }}>10 \mathrm{~K}$ ).
11) ED Option. To voltage control the DC offset on channel A or $B$, set the rear panel 0 s switch in the EXT position and apply $O$ to +10 volts between terminal $A$ and ground (RIN > 10K).
12) EP Option: To voltage control the output polarity of channel $A$ or $B$, set the rear panel FOL switch in the EXT position and apply o or +5 volts between terminal $A$ and ground (Kin > lok). O volts will provide a negative output pulse while +5 valts will provide a positive output pulse.
13) MA option. The monitor output (-M) provides a 20 db attenuated coincident replica of the channel $A$ output.
14) The unit can be converted from 120 to $240 \mathrm{~V} 50-60 \mathrm{~Hz}$ operation by adjusting the voltage selector card in the rear panel fused voltage selector-cable connector assembly.

Fig. 2
FRONT PANEL CONTROLS

(2) PRF Control. Contrals PRF as fallows:

| RANGE 1 | 50 Hz | to 500 Hz |  |
| :--- | :--- | ---: | ---: |
| FANGE 2 | 500 Hz | to | 5 KHz |
| RANGE | 3 | 5 KHz to 50 KHz |  |

(S) DELAY Control. Controls the relative delay between the reference qutput pulse provided at the SYNC output (4) and the main outputs (5) and (G). This delay is variable over the range of 0 to about 20.0 usec. The SYNC output precedes the main output when the LEAD-LAG switch is in the LEAD position and lags when the switch is in the LAG position.
(4) SYNC Dutput. This output is used to trigger the scape time base. The output is a TTL level 100 nsec (approx.) pulse capable of driving a fifty ohm load.
(5) GUT A Connector. BNC connector provides output to a fifty ohm load.
(6) QUT E Connector. BNC connector provides output ta a fifty ohm load.
(7) FW A Control. A ten turn control and two position range switch which varies the qutput pulse width from 100 nsec to 20 usec.
(8) AMP A Control. A one turn control which varies the output pulse amplitude from 0 to $30 \quad V$ to a fifty ohm load.
(9) F口LARITY Control. Controls polarity of output pulse.
(10) Channel selector. With two position switch in A position output $A$ is active and output $B$ is off. With switch in $B$ position the output $B$ is only active.
(11) The DC offset to outputs $A$ and $B$ is controlled by the 10 turn front panel offset control and the two position offset ON-DFF switch. Note that the DC offset is zero for the pot contral set near mid range while the offset magnitude is maximum for the pot fully CW or fully CCW. The max DC offset for chanmel $A$ is 0 to $\pm 15$ volts while the range for channel $B$ is 0 to $\pm 1$ volt.
(12) EXT-INT Control. With this toggle switch in the INT position, the FRF of the AVR unit is controlled via an internal clock which in turn is controlled by the PFF and PRF FINE controls. With the toggle switch in the EXT position, the AVR unit requires a 0.1 usec TTL level pulse applied at the TRIG input in order to trigger the output stages. In addition, in this mode, the scope time base must be triggered by the external trigger source.
(13) QVEFLDAD. AVF units with a serial number higher than 5600 are protected by an automatic overload protective circuit which controls the front panel overload light. If the unit is overlaaded by operating at an exceedingly high duty cycle or by operating into a short circuit), the pratective circuit will turn the output of the instrument $\quad$ FFF and turn the indicator light $O N$. The 1 ight will stay $\square N(i-e$. output $O F F$ ) for about 5 seconds after which the instrument will attempt to turn ON (i.e. light $\square F F$ ) for about 1 second. If the overload condition persists, the instrument will turn OFF again (i.e. light $\square N$ ) for another 5 seconds. If the overload condition has been removed, the instrument will turn on and resume normal operation. Overload conditions may be removed by:

1) Reducing PRF (i=e. switch to a lower range)
2) Reducing pulse width (i.e. switch to a lower range)
3) Fiemoving output laad short circuit (if any)

Fig. 3 BACK PANEL CONTROLS

(1) EUSED CONNECTOR, VOLTAGE SELECTOR. The detachable power cord is connected at this point. In addition, the removable cord is adjusted to select the desired input operating voltage (120/240V, $50-60 \mathrm{~Hz})$. The unit also contains the main power fuse ( 0.5 A SB ).
(2) 2.OA SB. Fuse which protects the output stage if the output duty cycle rating is exceeded.
(3) EA Option. To voltage control the output amplitude of channel $A$, set the rear panel AMP switch in the EXT position and apply 0 to +10 volts between terminal $A$ and ground ( $\mathrm{RIN}_{\mathrm{IN}}>10 \mathrm{~K}$ ).
(4) EW Option. To voltage control the output pulse width of channel $A$, set the rear panel FW switch in the EXT position and apply 0 to +10 volts between terminal $A$ and ground (Rim) 10 K ).
(5) ED Option. To valtage control the DC offset on channel A or B, set the rear panel OS switch in the EXT position and apply $O$ to +10 volts between terminal $A$ and ground (RIN > 10K).
(6) EP Option. To voltage contral the output polarity of channel $A$ or $B$, set the rear panel POL switch in the EXT position and apply 0 or +5 volts between terminal $A$ and ground ( $\mathrm{Rin}_{\mathrm{IN}}$ ) 10K). o volts will provide a negative output pulse while +5 volts will provide a positive output pulse.

MA_option. The monitor output (-M) provides a 20 db attenuated coincident replica of the channel $A$ output.



The AVFi-DZ-C consists of the following basic modules:

1) AVR-D2-FGA pulse generator modules ( -F and -N )
2) AVR-D2-PSA-FWA power supply module
3) AVFi-D2-FGB-OT pulse generatar-offset module
4) AVF-D2-PS-22 power supply madule
5) AVR-D2-GS offset madule
6) AVF-D2-CL clock module
7) +24V power supply board

The modules are interconnected as shown in Fig. 4. The clock module controls the output PRF and the relative delay between the main output and the SYNC outputs. The PG pulse generator modules generate the output pulse. In the event of an instrument malfunction, it is most likely that the rear panel 2.OA SB fuse or some of the output switching elements (SLST) may have failed due to an output short circuit condition or to a high duty cycle condition. The switching elements may be accessed by removing the cover plates an the bottom side of the instrument. NQTE: First turn off the prime power. The elements may be removed from their sockets by means of a needle nosed pliers. The SLST is a selected VMOS power transistor in a TO 220 packages and may be checked on a curve tracer. If defective, replacement units should be ordered directly from Avtech. When replacing the SLST switching elements, take care to insure that the short lead (of the three leads) is adjacent to the black dot on the chassis. If the switching elements are not defective, then the four Phillips screws on the back panel should be removed. The top cover may then be slid off and operation of the clock and power supply modules should be checked. The clock module is functioning properly if:
a) O. 1 usec TTL level outputs are observed at pins 2 and 3. b) The PRF of the outputs can be varied over the range of 50 Hz to 50 KHz using the PRF controls.
c) The relative delay between the pin 2 and 3 outputs can be varied by at least 20 usec by the DELAY controls.

The sealed clock module must be returned to Avtech for repair or replacement if the above conditions are not observed. The power supply board generates $+24 V$ DC to power the other modules. If the voltage is less than +24 V , turn off the prime power and unsolder the lead from the 7824 regulator chip on the power supply board. Solder a 100 ohm 5 watt resistor to the 7824 output to ground and turn on the prime power. A voltage of +24 volts should be read. If the voltage is less then the power supply board is defective and should be repaired or replaced.

Schrobf 05.28.91 Edition B
$-P N$
-EA

- EN
- ED
-EP
$-M$

