


PERFORMANCE CHECKSHEET

Model: AVRQ-4-B-AHV-FPD-SCHB-AC02-ATA3-DIP6-SOP5-SOP6-SO8  
 Type: Common Mode Transient Immunity (CMTI) Pulser for Opto-Coupler Tests  
 S.N.: 14427  
 Date: May 7, 2024

Minimum Rise Time Test, No DUT



a) Output Signal Amplitude:  $\pm 1$  kV to  $\pm 1.5$  kV

b) Rise Time (10%-90%): < 20 to > 500 ns


c) PRF: 1 Hz - 10 Hz

d) Jitter, Stability: OK


e) Prime Power: 100-240V AC, 50-60 Hz.

+1.5 kV, +1.0 kV, -1.0 kV, and -1.5 kV with minimum rise time setting

Maximum Rise Time Test, No DUT




+1.5 kV, +1.0 kV, -1.0 kV, and -1.5 kV with maximum rise time setting




Daughterboard installed  
(with no DUT IC)

No DUT, +1.5 kV pulse, < 20 ns switching time




No DUT, +1.5 kV pulse, ~ 50 ns rise time




Top = HV out (stored - with signal disconnected before recording logic waveform)  
 Bottom = Logic out "A" of a standard PCB 267D daughterboard, VCC2 = +5V, using P6246 probe, and no DUT, R2 = 1 kΩ


No DUT, +1.5 kV pulse, ~ 100 ns rise time




No DUT, +1.5 kV pulse, ~ 250 ns rise time




No DUT, +1.5 kV pulse, ~ 500 ns rise time



No DUT, -1.5 kV pulse, < 20 ns switching time




No DUT, -1.5 kV pulse, ~ 50 ns rise time




Top = HV out (stored - with signal disconnected before recording logic waveform)  
 Bottom = Logic out "A" of a standard PCB 267D daughterboard, VCC2 = +5V, using P6246 probe, and no DUT, R2 = 1 kΩ


No DUT, -1.5 kV pulse, ~ 100 ns rise time




No DUT, -1.5 kV pulse, ~ 250 ns rise time




No DUT, -1.5 kV pulse, ~ 500 ns rise time



HCPL-7721, 0V input, +1.5 kV, +5V VCC2




HCPL-7721, +5V input, +1.5 kV, +5V VCC2





Top = high voltage pulse  
 Bottom = Logic output


HCPL-7721, 0V input, -1.5 kV, +5V VCC2



HCPL-7721, +5V input, -1.5 kV, +5V VCC2



Top side of daughterboard with HCPL-7721 configured for 5V bias.



Bottom side of daughterboard with HCPL-7721 configured for 5V bias.