

AVTECH ELECTROSYSTEMS LTD.

NANOSECOND WAVEFORM ELECTRONICS SINCE 1975

info@avtechpulse.com http://www.avtechpulse.com/ Tel: 888-670-8729 (USA & Canada) or +1-613-686-6675 (Worldwide)

BOX 5120, LCD MERIVALE OTTAWA, CANADA K2C3H5


PERFORMANCE CHECKSHEET

Model: AVRQ-5-B-AHV-HF-FPD-V2-ATA3-AC22

Type: Common Mode Transient Immunity (CMTI) Test for Opto-Couplers

S.N.: 14229

Date: April 18, 2022




Top = +1.5 and +2.0 kV HV out (stored - with signal disconnected before recording logic waveform).

Bottom = Logic "A" out for +1.5 kV, VCC2 = +5V, using P6246, and no DUT, R2 = 1 k Ω . (This shows the parasitic capacitive coupling onto the Logic "A" out.)




- b) Rise Time (10%-90%): < 15 to > 50 ns
- c) PRF: 1 Hz 100 Hz
- d) Jitter, Stability: OK
- e) Prime Power: 100-240V AC, 50-60 Hz.








Daughterboard installed in positive position (with no DUT IC)




Top = HV out (stored - with signal disconnected before recording logic waveform) Bottom = Logic "A" out, VCC2 = +5V, using P6246 probe, and no DUT, R2 = 1 $k\Omega$















150 pF capacitor (orange) on daughterboard




Top = HV out (stored - with signal disconnected before recording logic waveform) Bottom = Logic "A" out, VCC2 = +5V, using P6246 probe, and no DUT, R2 = $1 \text{ k}\Omega$















Daughterboard installed in negative position (with no DUT IC)




Top = HV out (stored - with signal disconnected before recording logic waveform Bot = Logic "A" out, +30V VCC2. P6139A probe.











Top side of daughterboard with MPC50 #2 configured for 10 mA bias.




Bottom side of daughterboard with MPC50 #2 configured for 10 mA bias.




Top = high voltage pulse (stored - with signal disconnected before recording logic waveform).


Bot = Logic "A" out (with 0V input) using P6246.









Top side of daughterboard with HCPL-7721 configured for 5V bias.







Bottom side of daughterboard with HCPL-7721 configured for 5V bias.